

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01J 9/02, 43/18	A1	(11) International Publication Number: WO 97/05640 (43) International Publication Date: 13 February 1997 (13.02.97)
--	----	--

(21) International Application Number: **PCT/US96/12208**

(22) International Filing Date: **25 July 1996 (25.07.96)**

(30) Priority Data:
08/506,611 25 July 1995 (25.07.95) US

(81) Designated States: CA, JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.

(71) Applicant: CENTER FOR ADVANCED FIBEROPTIC APPLICATIONS (CAFA) [US/US]; P.O. Box 663, Southbridge, MA 01550-0663 (US).


(72) Inventors: THEN, Alan, M.; 601 Forrest Drive, No. 21, Auburn, MA 01501 (US). BENTLEY, Scott, T.; 33 Barnstable Road, Norfolk, MA 02056 (US).

(74) Agent: DELUCA, John, P.; Watson Cole Stevens Davis, PLLC, Suite 1000, 1400 K Street, N.W., Washington, DC 20005 (US).

(54) Title: METHOD FOR FABRICATION OF DISCRETE DYNODE ELECTRON MULTIPLIERS

(57) Abstract

A method for manufacturing a discrete dynode electron multiplier includes employing micromachining and thin film techniques to produce tapered apertures in an etchable substrate, bonding the substrates together and activating the internal surfaces of the etched substrate using chemical vapor deposition or oxidizing and nitriding techniques.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LJ	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

METHOD FOR FABRICATION OF DISCRETE DYNODE
ELECTRON MULTIPLIERS

GOVERNMENT RIGHTS

5 The invention was conceived under the Advanced Technology Microchannel Plate development program awarded by the Advanced Technology Program of the National Institute of Standards and Technology. The Government retains certain rights in the invention.

10

BACKGROUND OF THE INVENTION

The invention relates to the manufacture of discrete dynode electron multipliers and in particular to the manufacture of such devices using micromachining techniques.

15 Discrete dynode electron multipliers are known. The art discloses various techniques for producing such devices. However, the art does not disclose the use of silicon micromachining techniques and thin film activation to produce integrated discrete dynode electron multipliers.

20

SUMMARY OF THE INVENTION

25 The present invention is based upon the discovery that a discrete diode electron multiplier may be fabricated using semiconductor processing techniques, and particularly, micromachining techniques combined with thin film dynode activation.

The present invention is directed to a method for constructing a completely micromachined discrete dynode electron multiplier (DDM) that is activated with a thin-film dynode surface. Although other materials may be available, the exemplary embodiment is designed to be used specifically with Silicon (Si) substrates. This takes advantage of the wide availability and low cost of Si and allows the use of semiconductor processing techniques. The use of Si also facilitates integration into further MOS processing, thus avoiding problems associated with materials compatibility. In addition, Si allows direct integration of support electronics with the electron multiplier.

In a particular embodiment, the method comprises forming an electrical isolation layer on an etchable, conductive or semi-conductive substrate, masking and patterning the isolation layer; and transferring pattern to the substrate by anisotropic dry etching of the mask and isolation layer to produce apertures therein. Thereafter, the substrate is anisotropically etched through the apertures to produce surfaces disposed partially transverse to the axis of the apertures. The pattern is thereafter removed and pairs of substrates are bonded together in confronting relation to form discrete dynode elements which are thereafter activated to become electron emissive.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates the general flow diagram of a process for micromachining discrete dynode electron multipliers according to the present invention;

5 Figs. 2A and 2B depict respective top plan and side sectional views of a square aperture in a Si wafer having the shape of a truncated pyramid;

10 Figs. 2C and 2D depict respective top plan side sectional views of a circular aperture in a Si wafer in the form of a truncated hemisphere;

Fig. 3 is a side sectional elevation of a discrete dynode electron multiplier according to an embodiment of the invention;

Fig. 3A is an enlarged fragmentary cross section of the emissive surface shown in Fig. 3;

15 Fig. 4 is a side sectional elevation of a discrete dynode electron multiplier according to an embodiment of the invention employing an intermediate layer between aperture preforms;

20 Fig. 5 is a side sectional view of a discrete dynode electron multiplier according to an embodiment of the invention employing a resistive layer between dynode elements; and

Fig. 6 is a plot of gain versus applied voltage data for an exemplary embodiment of the invention.

DESCRIPTION OF THE INVENTION

A general flow diagram of the process is shown in Fig. 1 depicting steps (a) - (h). The process begins at step (a) by forming a wafer 20 and generating a hard mask 22 thereon. It is preferable to have a silicon wafer 20 of the n-type doped and as conductive as possible (0.001 - 1.0_Ω-cm). Wafers that are p-type doped may also be useful to change the charge replenishment characteristics of the dynode structure. Suitable hard mask materials include polymers, dielectrics, metals and semiconductors. An exemplary process employs a composite structure of SiO₂ forming an outer isolation layer 24 produced by either direct thermal oxidation of the silicon substrate 20 or by chemical vapor deposition (CVD); and SiO_yN_x forming a hard outer layer 26 produced by CVD. The hard mask 22 may employ one of these materials or it may be a composite of these materials as depicted in the process described herein. The composite hard mask 22 used in the exemplary embodiment better preserves the cleanliness and flatness of the respective top and bottom of the substrate wafer 20 for later bonding.

At step (b) the hard mask is coated with a photo-sensitive polymer or photoresist 30 and a pattern of one or more apertures 32 is generated in the photoresist 30 by optical lithography. Other lithographic methods may be employed such as electron-beam, ion-

beam or x-ray lithography. However, photolithography is readily available and less expensive than other lithographic processes. Regardless of how the pattern 32 is initially generated in the photoresist 30, it is transferred as opening 34 through the hard mask 22 by reactive particle etching (RPE).

In the process sequence illustrated in Fig. 1, the pattern transferred to the hard mask 22 is a square opening 34. The size for this opening 34 may be between about 50 to 1000 μm .

In step (c) an opening 36 is formed through the wafer 20 by an anisotropic wet etch. The opening 36 shown in the process flow diagram of Fig. 1 is the result of a potassium hydroxide (KOH) applied to the Si wafer 20 in the [100] orientation. The side 38 of the square opening 36 is aligned along the (111) plane so that there is minimum undercutting of the hard mask 22. The result is an aperture 36 having an enlarged opening 40 at the front face 28 and a relatively smaller opening 42 at the back face 29. The opening or aperture 36 through the wafer 20 has a shape of a truncated inverted pyramid as depicted in Figs. 2A and 2B. Other openings and etch systems may be employed. For example, a circular opening 40 may be created with a Si etch such as HNA (hydrofluoric-nitric-acetic acid). The resulting geometry of such an etch is depicted in Figs. 2C and 2D and highlights the undercutting of the hard mask resulting from an isotropic etch. In Figs. 2C and

2D, the aperture or opening 40 has the shape of an inverted truncated hemisphere.

Regardless of the exact geometry of the aperture through the wafer, the remainder of the process is generally the same. After the
5 aperture in the wafer 20 has been formed in step (c), the outer nitride layer 26 is removed from the front face 28 with a dry etch, as shown in step (d).

In step (e), the underlying oxide layers 24 are removed from the front face 28 and from the bottom opening 42 of the aperture 36
10 by an HF wet etch.

In step (f), the remaining nitride 26 is removed from the wafer 22 with hot (140-160°C) phosphoric acid (H_3PO_4) which is highly selective to both Si and SiO_2 . The result is a dynode aperture preform 50 having a resulting isolation layer 52 and a through
15 aperture 54 formed in the substrate 20. The isolation layer 52 is the portion of the outer isolation layer 24, referred to above, remaining after the various etch steps.

In step (g), a pair of dynode aperture preforms 50 are assembled with the front faces 28 in confronting relation and the
20 apertures 54 aligned in registration, as shown. The dynode aperture preforms 50 are then bonded, top face to top face, and without an intermediate layer, to form one or more discrete dynode

elements 56. These are later activated to become active dynodes as described hereinafter.

Bonding of the dynode aperture preforms 50 is generally completed by direct fusion bonding. The technique requires the 5 surface of the components to be extremely flat, smooth and free of particles. The clean surfaces are brought into contact and are heated to a temperature in a range of about 600-1000°C for an interval of about one to about three hours. This results in complete bonding of the dynode aperture preforms 50 to form the discrete 10 dynode elements 56. In addition to direct fusion bonding, field assisted bonding may also be employed.

In step (h), once the dynode aperture preforms 50 have been bonded to form the discrete dynode elements 56, a number of such discrete dynode elements are stacked together and bonded to 15 produce a discrete dynode stack 60, e.g., five or more dynode elements. An input aperture 62, an output aperture 64 and an anode 66 may be added to complete the stacked structure, as shown in Figs. 1 and 3-5. Respective input and output apertures 62 and 64 may each be an exemplary single dynode aperture preform 20 50, discussed above, which has been bonded to the stack 60.

It should be recognized that the dynode aperture preforms 50 may be directly bonded, top face to top face, with no intermediate layer, as shown, when forming discrete dynode elements 56'

Alternatively, the dynode aperture preforms 50 may be separated by an intermediate insulator layer, or a semiconductive layer 68, as shown in the embodiment of Fig. 4.

Anode 66 may be an integrated structure constructed by the
5 same basic process as described above. The difference is apparent in only one step of the process, namely step (c). The KOH wet etch of the dynode aperture 36 is stopped before penetrating the back side of the wafer 22, thereby leaving a bottom surface 70 to collect the output electrons. The anode 66 may then
10 be bonded to the output aperture 64 to form the integrated structure, as shown.

To activate the tapered surfaces 38 of the discrete dynode elements 50, an electron emissive film 80, with good secondary electron yield properties is employed, step (h), Fig 1 and Fig. 3A.
15 Generally, the film 80 is deposited on the surfaces 38 by low pressure chemical vapor deposition (LPCVD) to a thickness of about 2 to about 20 nm. Suitable materials include SiO_2 or Si_3N_4 , although Al_2O_3 , AlN, C(diamond) or MgO may also serve as excellent candidates. For example, silicon nitride (SiN_x) or silicon
20 oxynitride (SiN_xO_y) may be deposited with a combination of dichlorosilane (SiCl_2H_2), ammonia (NH_3) and nitrous oxide (NO_2) in the temperature range of about 700 to about 900°C at a pressure of about 100 to about 300 mtorr. Direct thermal oxidation could be

carried out at about 800 to about 1100°C in dry O₂ at atmospheric pressure. Other methods for producing an electron emissive film 80 include atmospheric pressure chemical vapor deposition (APCVD) and surface modification by thermal oxidation or nitriding
5 techniques.

A discrete dynode multiplier according to the invention may be biased in one of two ways, direct or indirect. The most conventional method of biasing these devices is the direct method. This is shown in Fig. 3 by applying leads 82 to the discrete dynode elements 56, the input aperture 62 and the anode 66 and maintaining a potential at each element by means of an external resistor network 84. The direct biasing technique is further exemplified in Fig. 4 wherein different voltages may be separately applied to each dynode aperture preform 50 forming the discrete
10 dynode element 56'. As noted above, each dynode aperture preform 50 is separated from an adjacent preform by the insulating inner layer 68. A disadvantage of the direct biasing technique, illustrated in Figs. 3 and 4, is an increasing in the manufacturing complexity and cost associated with the multiple electrical contacts
15 and multiple resistors. Also, this technique makes miniaturizing of
20 the device difficult.

The indirect method of biasing is illustrated in the embodiment of Fig. 5, in which a discrete dynode electron multiplier

90 employs an integrated resistor network. In this arrangement, a semi-insulating or resistive layer 92 of an appropriate resistivity is applied to the wafer 22 in step (a) depicted in Fig. 1. The film or layer 92 separating the discrete dynode elements 56 acts as a resistor to allow the discrete dynode elements to be biased with only a single electrical connection to the input aperture 62, the output aperture 64 and the anode 66 through the device 90, as shown. This allows for generally simplified manufacture and easier miniaturization of the device.

10 The biasing depicted in Figs. 3 and 4 is configured for collecting positive charged particles, neutral particles, UV-rays and soft x-rays. This may be changed to a positive biased aperture, as depicted in Fig. 5, to collect negatively charged particles (i.e., ions) by floating the integrated anode 66 by means of an electrically insulating layer 96 to allow the anode 66 to collect output current. 15 Floating of the anode 66 requires the insulating layer 96 to be deposited on the anode even if intermediate resistive biasing layers 92 are employed.

20 An exemplary device manufactured by the process depicted in Fig. 1, and biased as depicted in Fig. 4 has been constructed and tested. The wafers 22 are each 380 microns in thickness, with a front side opening to each dynode element of about 960 microns. The device is indirectly biased and employs 12 discrete dynode

elements. A plot of the gain of the device versus applied voltage is shown in Fig. 6.

According to the invention, as illustrated in Fig. 3, an input particle, e.g., an energetic electron, an ion, a UV photon, a x-ray or the like 100 enters the input aperture 62 and produces a secondary emission 102 which strikes the discrete dynode element 56 immediately there below, as shown. Additional secondary electrons 104 are produced which thereafter cascade to the next lower level and on through the stack to the anode 66 as output electrons 106. An output current I_o is thus produced which is indicative of the gain of the device. Any number of stages may be employed, although it is anticipated that about five to about twenty stages provide a useful range of gain. The exemplary embodiment producing the data illustrated in Fig. 6, employs 12 stages.

While there have been described what are at present considered to be the preferred embodiments of the present invention, it will be apparent to those skilled in the art that various changes and modifications may be made therein without departing from the invention, and it is intended in the appended claims to cover such changes and modifications as fall within the spirit and scope of the invention.

WHAT IS CLAIMED IS:

- 1 1. A method for manufacturing a discrete dynode electron
- 2 multiplier comprising the steps of:
 - 3 forming an etchable planar substrate having first and second
 - 4 sides and capable of carrying a current sufficient to replenish
 - 5 electrons;
 - 6 forming an electrical isolation layer on the sides of the
 - 7 substrate;
 - 8 forming a first mask layer overlying the isolation layer on the
 - 9 substrate;
 - 10 forming a photoresist pattern mask layer having apertures
 - 11 therein on the first mask layer on the first side of the substrate;
 - 12 transferring the pattern from the photoresist mask layer
 - 13 through the first mask layer and electrical isolation layer by
 - 14 anisotropically etching the first mask layer and the isolation layer
 - 15 through the apertures in the photoresist pattern mask layer to the
 - 16 first side of the substrate proximate said pattern mask layer to
 - 17 produce corresponding apertures in the first mask layer and
 - 18 isolation layer;
 - 19 anisotropically or isotropically etching the substrate through
 - 20 the corresponding apertures to produce an aperture structure
 - 21 having surfaces transverse to the axis of the aperture through the
 - 22 substrate to the second side thereof and isotropically etching an

23 aperture through the isolation layer to the first mask layer on the
24 second side of the substrate;
25 removing the pattern mask, the first mask layer and the
26 isolation layer adjacent to the pattern mask layer;
27 aligning and bonding a pair of substrates in confronting
28 relationship on the side thereof remote from the apertured isolation
29 layer to produce a discrete dynode element;
30 activating the anisotropically or isotropically etched surfaces
31 of the dynode elements formed in the substrate; and
32 aligning and stacking a plurality of discrete dynode elements.

1 2. The method of claim 1 further including the step of
2 adjusting the resistance of the isolation layer to produce one of an
3 insulator and a resistor.

1 3. The method of claim 1 further comprising the step of
2 aligning and bonding five or more of dynode elements.

1 4. The method of claim 1 further comprising the step of
2 aligning and bonding an apertured substrate on one side of the pair
3 of substrates on the side thereof adjacent the apertured isolation
4 layer for forming at least one of an input and an output aperture.

1 5. The method of claim 1 further comprising the step of
2 forming an anode and bonding the anode to a side of said pair of
3 substrates adjacent the isolation layer.

1 6. The method of claim 5 wherein the step of forming the
2 anode comprises the steps of:

3 forming an etchable planar substrate having first and second
4 sides and capable of carrying a current;

5 forming an electrical isolation layer on the sides of the
6 substrate;

7 forming a first mask layer overlying the isolation layer on the
8 substrate;

9 forming a pattern mask layer having apertures therein on the
10 first mask layer on the first side of the substrate;

11 transferring the pattern from the photoresist mask through
12 the hard mask in the isolation layer by anisotropically etching the
13 first mask layer and the isolation layer through the aperture in the
14 pattern mask layer to the first side of the substrate proximate the
15 pattern mask layer to produce corresponding apertures in the first
16 mask layer and the isolation layer;

17 anisotropically etching the substrate through the
18 corresponding apertures to produce a tapered opening in the

19 substrate in the form of a truncated pyramid having a surface
20 portion opposite the aperture.

1 7. A discrete dynode electron multiplier comprising:
2 an etchable substrate having first and second planar sides
3 and capable of carrying a current sufficient to replenish electrons;
4 an electrical isolation layer on at least one side of the
5 substrate, said substrate and isolation layer being formed with at
6 least one aperture therein, said aperture being formed with
7 sidewalls disposed transverse to the axis of the aperture and being
8 relatively larger on a side of the substrate remote from the isolation
9 layer, a pair of said etchable substrates being bonded on sides
10 remote from the isolation layer with said apertures aligned to
11 produce a discrete dynode element;
12 an electron emissive surface formed on said transverse
13 surfaces within the aperture; and
14 a stack of discrete dynode elements with aligned apertures.

1 8. The electron multiplier of claim 7 further comprising
2 bonded discrete dynodes with aligned and registered apertures

1 9. The electron multiplier of claim 8 further comprising input
2 and output apertures and an anode coupled to the output aperture.

1 10. The electron multiplier of claim 8 further comprising
2 biasing means for each discrete dynode.

1 11. The electron multiplier of claim 10 wherein the biasing
2 means comprises resistor means coupled between paired and
3 bonded substrates forming the discrete dynodes.

1 12. The electron multiplier of claim 11 wherein the resistor
2 means comprises a resistor element and a lead connecting paired
3 substrates in series through said resistor.

1 13. The electron multiplier of claim 11 wherein the resistor
2 means comprises a resistive layer formed in the isolation layer.

1/5










FIG. I.

SUBSTITUTE SHEET (RULE 26)

FIG.2A.**FIG.2B.****FIG.2C.****FIG.2D.**


SUBSTITUTE SHEET (RULE 26)

3/5

FIG. 3.**FIG. 3A.****FIG. 4.****SUBSTITUTE SHEET (RULE 26)**

4/5

FIG.5.



SUBSTITUTE SHEET (RULE 26)




FIG. 6.

SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/12208

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :H01J 9/02,43/18

US CL :313/103CM,105CM; 445/35

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 313/103R,103CM,104, 105R,105CM; 445/35

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS, search terms: electron photomultiplier, silicon, etch?

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4,099,079 A (KNAPP) 04 JULY 1978	NONE
A	US 4,422,005 A (WASHINGTON ET AL.) 20 DECEMBER 1983	NONE
A	US 4,482,836 A (WASHINHTON ET AL) 13 NOVEMBER 1984	NONE
A	US 4,626,736 A (MANSELL) 02 DECEMBER 1986	NONE
A	US 5,378,960 A (TASKER ET AL) 03 JANUARY 1995	NONE
A	US 4,825,118 A (KYUSHIMA) 25 APRIL 1989	NONE

Further documents are listed in the continuation of Box C. See patent family annex.

Special categories of cited documents:	
"A"	document defining the general state of the art which is not considered to be of particular relevance
"E"	earlier document published on or after the international filing date
"L"	document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O"	document referring to an oral disclosure, use, exhibition or other means
"P"	document published prior to the international filing date but later than the priority date claimed
"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"A"	document member of the same patent family

Date of the actual completion of the international search

28 OCTOBER 1996

Date of mailing of the international search report


08 NOV 1996

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231
Facsimile No. (703) 305-3230

Authorized officer

KENNETH J. RAMSEY

Telephone No. (703) 308-1148


 Sheila Veney
 Paralegal Specialist
 Group 3200